Fractile is a UK AI hardware startup building next-generation inference chips and systems for frontier AI.
<div class="p-pdf_iframe__page" data-page-number="1"> <div class="textLayer"> <div class="p-workspace__primary_view_body"> <div class="p-message_pane p-message_pane--classic-nav p-message_pane--scrollbar-float-adjustment p-message_pane--with-bookmarks-bar" data-qa="message_pane"> <div id="message-list"> <div id="message-list" class="c-virtual_list c-virtual_list--scrollbar c-message_list c-scrollbar c-scrollbar--fade"> <div class="c-scrollbar__hider" data-qa="slack_kit_scrollbar"> <div class="c-scrollbar__child"> <div class="c-virtual_list__scroll_container" data-qa="slack_kit_list"> <div id="message-list_1759822621.811129" class="c-virtual_list__item" data-qa="virtual-list-item" data-item-key="1759822621.811129"> <div class="c-message_kit__background c-message_kit__background--hovered p-message_pane_message__message c-message_kit__message" data-qa="message_container" data-qa-unprocessed="false" data-qa-placeholder="false"> <div class="c-message_kit__hover c-message_kit__hover--hovered" data-qa-hover="true"> <div class="c-message_kit__actions c-message_kit__actions--default"> <div class="c-message_kit__gutter"> <div class="c-message_kit__gutter__right" data-qa="message_content"> <div class="c-message_kit__blocks c-message_kit__blocks--rich_text"> <div class="c-message__message_blocks c-message__message_blocks--rich_text" data-qa="message-text"> <div class="p-block_kit_renderer" data-qa="block-kit-renderer"> <div class="p-block_kit_renderer__block_wrapper p-block_kit_renderer__block_wrapper--first"> <div class="p-rich_text_block"> <div class="p-rich_text_section"> <p><span style="font-size: 12pt;"><strong>DFT Engineer</strong></span></p> <p><strong>About Fractile</strong></p> <p>Fractile was founded in 2022 on the bet that, eventually, the world’s most capable AI systems would be limited in their impact by the time taken to produce useful outputs. We bet everything on the logical conclusion: that the only way to truly unlock this latent value, to make speed viable at scale, was to radically re-invent the hardware that we run our frontier AI models on. Ever since, we have been building chips and systems that tackle this problem: how to efficiently generate output at thousands of tokens per second, while handling the complexity and capacity challenges of operating large models at very long contexts.</p> <p>The workloads that push to the limits of the current frontier are already transformational; it is the technical and economic limits on inference speed that are constraining progress. The defining work of the 21st century will be marked by the engine of inference delivering immense and diffuse chains of intellectual inquiry, in drug discovery, in software engineering, in materials discovery, in any field where progress is driven by deep reasoning and intelligence to resolve complex problems.</p> <p>Join the team implementing DFT for a large, multi-core AI accelerator ASIC. You will work on scan, ATPG, and memory test, contributing to a robust and scalable test solution while developing your expertise in advanced SoC design.</p> <p><strong>Key Responsibilities</strong></p> <ul> <li>Contribute to the DFT architecture of a multi-core AI accelerator SoC</li> <li>Drive integration of DFT tools into the EDA flow</li> <li>Implement scan insertion, compression, and test logic</li> <li>Generate and analyze ATPG patterns for structural faults</li> <li>Support MBIST implementation for embedded memories</li> <li>Work with physical design to ensure clean scan chain implementation and timing closure</li> <li>Develop scripts and automation to improve DFT workflows</li> <li>Support silicon bring-up, debug, and test analysis</li> <li>Work with test and product engineering teams to bring up and debug ATPG patterns on ATE, supporting production test and yield ramp</li> </ul> <p><strong>Required Experience</strong></p> <ul> <li>Degree in Electrical Engineering, Computer Engineering, or similar</li> <li>Experience in DFT, digital design, or related ASIC development</li> <li>Good understanding of scan, ATPG, memory BIST and digital test concepts</li> <li>Familiarity with mainstream EDA tools</li> <li>Scripting skills (Python, Tcl, or similar)</li> </ul> <p><strong>Profile</strong></p> <ul> <li>Eager to learn and grow in DFT and large-scale ASIC design</li> <li>Detail-oriented and comfortable working with complex systems</li> <li>Collaborative and responsive in a fast-moving team</li> </ul> <p><strong>How we work</strong></p> <ul> <li>Ownership and execution: you will have full agency to drive your work forward</li> <li>Rapid iteration: we all work directly with top leadership to move from idea to hardware on ambitious timelines</li> <li>Full-stack engagement: hardware, software, silicon, and modelling teams all work closely together to create a product with generational impact</li> <li>Optimistic and pragmatic: we possess the will to win, and to do the hard work to get us there</li> <li>Team player mentality: the mission is bigger than any of us, and we have the curiosity and technical focus to see the best idea shipped, no matter who’s it is</li> </ul> <p style="text-align: left;"><strong><em>What We Offer</em></strong></p> <ul> <li>Competitive salary: A competitive salary reflective of your experience and the specialist nature of the role.</li> <li>Equity & Ownership: meaningful equity so everyone shares in the value creation.</li> <li>Benefits: Private Medical, Dental and Vision, Contributory Pension, 25 Days holiday plus bank holidays and Life/Critical Illness Insurance.</li> <li>Diverse & fun office: we believe the hardest problems get solved by the broadest range of minds. We are committed to Equal Employment Opportunity through attracting and retaining a diverse team and building an inclusive environment.</li> </ul> <p>Fractile is seeking to increase the clock speed of global progress, one chip at a time. We’ve recently raised $220M from investors including Founders Fund and Accel and our most im