Efficient Computer develops ultra energy-efficient general-purpose processors for AI and other compute-intensive workloads.
<div class="content-intro"><p>Efficient is developing the world’s most energy-efficient general-purpose computer processor. Efficient’s patented technology uses 100x less energy than state of the art commercially available ultra-low-power processors and is programmable using standard high-level programming languages and AI/ML frameworks. This level of efficiency makes perpetual, pervasive intelligence possible: run AI/ML continuously on a AA battery for 5-10 years. Our platform’s unprecedented level of efficiency enables IoT devices to intelligently capture and curate first-party data to drive the next major computing revolution</p></div><p>Efficient is seeking a<em> Lead STA Engineer </em>to join our growing team. The Timing Lead will work on timing convergence and methodology hands on for the world’s <strong>most energy-efficient, general-purpose processor</strong>. This role will be in the <strong>newly formed hardware engineering group</strong> and will focus on designing in state of the art finfet technologies. The role is cross functional and we are a integrated highly interdisciplinary team of world class engineers.</p> <p>This is a unique opportunity to get in at the early stages of a hardware engineering organization and have influence on our products as we move from initial stages of product development to market release and scaled volume production. Join our team and help us shape the future of computing at the edge and beyond!</p> <p><strong>Key Responsibilities</strong></p> <ul> <li>Drive and develop Timing flows, methodology for state of the art finfet and multi patterning based technologies from scratch in Cadence Tempus or Synopsys Primetime.</li> <li>Own and drive timing convergence of IP, Subsystem and SOC blocks.</li> <li>Define timing margining, PVTRC corner definitions, extraction methodology , signoff timing to SYN/PNR correlation.</li> <li>Develop slew rate, glitch noise checks to ensure robust design quality.</li> <li>Develop custom timing checks as pertains to Efficients proprietary Ultra low power architecture.</li> <li>Work closely with RTL team, DFT and IP vendors to define and drive SDC constraints.</li> <li>Have an in-depth understanding of all collaterals for all hard and soft IPs used by the design.</li> <li>Partner with post-si products bring up team to ensure good pre-si to post-si correlation from a timing perspective.</li> <li>Work with 3rd party vendor resources and coordinate their work in the timing domain.</li> <li>Continuously work on improving flow consistency and efficiency in the context of multiple product type swim lanes.</li> </ul> <p><strong>Required Qualifications</strong></p> <ul> <li>Master's degree in Electrical Engineering with 5+ years of industry experience or PhD in Electrical Engineering with 3+ years of industry experience</li> <li>Proven track record of delivering IP/SS (or SoC) STA sign-off for multiple tape-outs in 12nm or below process technologies.</li> <li>Experience with EDA flow using Cadence/Synopsys/Mentor tools for STA/simulations (PT/Hspice) with hierarchical design and abstraction techniques</li> <li>Hands-on experience in timing convergence of high-frequency and low power designs.</li> <li>Expert knowledge of static timing analysis, defining constraints and exceptions, corners/voltage definitions and timing margining.</li> <li>Experience with low power implementation typical in industry and how timing convergence impacts power draw ensuring we are making optimal tradeoffs.</li> <li>Excellent scripting skills in TCL, shell and python.</li> </ul> <p><strong>Desired Qualifications </strong></p> <ul> <li>Knowledge of computer architecture</li> <li>Knowledge of physical design and ASIC implementation</li> <li>Experience in full chip sign-off budgeting</li> <li>Knowledge of circuit design, device physics, deep sub-micron technology, and SOI technology and its implications to physical design</li> <li>Proficiency with industry-grade physical design flow and hands-on building CAD flow infrastructure for PD engineers.</li> <li>Definition of design constraints for static timing analysis (synthesis, pre/post‑cts, sign‑off) and corners/voltage definitions.</li> <li>Experience in integrating analog or mixed-signal macro on top-level design.</li> </ul> <p>We offer a competitive salary for this role, generally ranging from $200,000 to $250,000, along with meaningful equity and comprehensive benefits. The final compensation package will be based on your experience and location, with some flexibility to ensure we align with the right candidate.</p><div class="content-conclusion"><p><strong>Why Join Efficient?</strong></p> <p>Efficient offers a<span class="Apple-converted-space"> </span><strong>competitive compensation and benefits package</strong>, including<span class="Apple-converted-space"> </span><strong>401K match, company-paid benefits, equity program, paid parental leave, and flexibility</strong>. We are committed to personal and professional development and strive to grow together as people and as a company.</p></div>