Senior Principal Engineer - Field Applications

About this role

<div class="content-intro"><p><span data-teams="true">Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at <a id="menurhut" class="fui-Link ___1q1shib f2hkw1w f3rmtva f1ewtqcl fyind8e f1k6fduh f1w7gpdv fk6fouc fjoy568 figsok6 f1s184ao f1mk8lai fnbmjn9 f1o700av f13mvf36 f1cmlufx f9n3di6 f1ids18y f1tx3yz7 f1deo86v f1eh06m1 f1iescvh fhgqx19 f1olyrje f1p93eir f1nev41a f1h8hb77 f1lqvz6u f10aw75t fsle3fq f17ae5zn" href="http://www.asteralabs.com/" target="_blank">www.asteralabs.com</a>.</span></p></div><p><strong>Role Overview</strong></p> <p>As a Senior Principal Engineer - Field Applications Engineering, you will serve as a trusted technical partner to customers deploying Astera Labs’ high-speed connectivity solutions. You will lead the continuation of critical customer support for Ethernet and PCIe products, translating system requirements into reliable, production-ready designs and accelerating issue resolution across complex AI infrastructure platforms.</p> <p>Based onsite in San Jose, you will work closely with customers and cross-functional teams across sales, product management, design engineering, validation, and operations. Your expertise in high-speed interfaces, physical-layer behavior, and system-level integration will help customers bring next-generation rack-scale AI architectures to market with confidence.</p> <p><strong>Key Responsibilities</strong></p> <ul> <li><strong>Customer Technical Leadership</strong> <ul> <li>Lead technical engagements with strategic customers from architecture definition through deployment and production support.</li> <li>Own customer escalations, establish clear action plans, and drive issues to timely closure with measurable outcomes.</li> <li>Present design recommendations, bring-up results, and technical tradeoffs to customer engineering and leadership teams.</li> </ul> </li> <li><strong>Ethernet and PCIe Product Support</strong> <ul> <li>Develop and execute system-level debug plans for Ethernet and PCIe connectivity issues, including link training, interoperability, compliance, and performance.</li> <li>Analyze physical-layer behavior, signal-integrity symptoms, error logs, lab data, and system telemetry to isolate root causes.</li> <li>Partner with engineering teams to reproduce field issues, influence product improvements, and communicate effective workarounds or corrective actions.</li> </ul> </li> <li><strong>Cross-Functional Enablement</strong> <ul> <li>Collaborate with sales and product management to capture customer requirements and shape application strategies for emerging AI infrastructure designs.</li> <li>Create technical collateral, reference architectures, application notes, and enablement materials for customers and internal teams.</li> <li>Mentor Field Applications Engineers and contribute to scalable processes for customer onboarding, issue tracking, and product adoption.</li> </ul> </li> </ul> <p><strong>Basic Qualifications</strong></p> <ul> <li>Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related technical field.</li> <li>12–20 years of experience in field applications engineering, system engineering, product engineering, or a related domain.</li> <li>Deep hands-on experience with Ethernet&nbsp;and/or PCIe systems, high-speed SerDes, link training, interoperability, and compliance.</li> <li>Strong understanding of physical-layer concepts, signal integrity, board-level bring-up, lab instrumentation, and system-level debug.</li> <li>Demonstrated ability to lead complex customer escalations, debug, and communicate technical concepts clearly to diverse audiences.</li> <li>Ability to work onsite in San Jose and travel to customer and partner locations as needed.</li> </ul> <p><strong>Preferred Qualifications</strong></p> <ul> <li>Master’s degree in Electrical Engineering, Computer Engineering, or a related field.</li> <li>Experience with PCIe Gen 5/6/7, high-speed Ethernet, retimers, redrivers, signal-conditioning and scale-up, scale-out solutions.</li> <li>Familiarity with server, accelerator, switch, NIC, storage, or other data-center platform architectures.</li> <li>Experience developing reference designs, validation plans, interoperability strategies, or customer-facing technical documentation.</li> <li>Proven record of influencing cross-functional teams and mentoring technical professionals in a fast-moving, high-growth environment.</li> </ul> <p class="wnfdntu _1ibi0s3f5 _1ibi0s3ce _1ibi0s3ea" data-pm-slice="1 1 []">Salary range is $205,000 to $260,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.</p> <p class="p8i6j01 paragraph">&nbsp;</p><div class="content-conclusion"><p>We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.</p></div>