Microarchitect / RTL Design - Memory Subsystem at Architect — EarlySignal